

COMPAL CONFIDENTIAL

MODEL NAME :CDM80
PCB NO : LA-E092P
BOM P/N :

BR15 KBL-U DSC
Kabylake U


2016-11-07
REV : 1.0 (A00)

@ : Nopop Component

EMC@ : EMI, ESD and RF Component
@EMC@ : EMI, ESD and RF Nopop Component
CXDP@ : XDP Component
CONN@ : Connector Component

MB PCB	
Part Number	Description
DA80018J000	PCB 1S4 LA-E092P REV0 MB DSC 1

Layout Dell logo



COPYRIGHT 2015
ALL RIGHT RESERVED
REV:X00
PWB: 93K47

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title

Cover Sheet

Size

Document Number

Rev

1.0

Date

Monday, December 12, 2016


Sheet

1

of

76

Breckenridge 15 DSC Block Diagram



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

POWER STATES

Signal	SLP S3#	SLP S4#	SLP S5#	SLP A#	ALWAYS PLANE	M PLANE	SUS PLANE	RUN PLANE	CLOCKS
State									
S0 (Full ON) / M0	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON	ON
S3 (Suspend to RAM) / M3	LOW	HIGH	HIGH	HIGH	ON	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M3	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M3	LOW	LOW	LOW	HIGH	ON	ON	OFF	OFF	OFF
S3 (Suspend to RAM) / M-OFF	LOW	HIGH	HIGH	LOW	ON	OFF	ON	OFF	OFF
S4 (Suspend to DISK) / M-OFF	LOW	LOW	HIGH	LOW	ON	OFF	OFF	OFF	OFF
S5 (SOFT OFF) / M-OFF	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF	OFF

PM TABLE

State	power plane	+5V_ALW +3.3V_ALW +3.3V_ALW_DSW +3.3V_ALW_PCH +RTC_CELL +1.8V_PRIM +1.0V_PRIM +1.0V_PRIM_CORE +5V_ALW2 +3.3V_ALW2 +3.3V_RTC_LDO +1.0V_MPHYGT	+3.3V_CV2 +1.2V_MEM +2.5V_MEM +1.0V_VCCST	+5V_RUN +3.3V_RUN +0.6V_DDR_VTT +1.8V_RUN +VCC_CORE +VCC_GT +VCC_SA +1.0VS_VCCIO
S0		ON	ON	ON
S3		ON	ON	OFF
S5 S4/AC		ON	OFF	OFF
S5 S4/AC doesn't exist		OFF	OFF	OFF


Layer No.	Name	Er	Material	Thickness (Material SPEC.) Unit : mil	Thickness (Actuality) Unit : mil
			SolderMask	GA-150LL	0.50
			Add Plating		0.95
1	Top		Copper foil	0.5oz	0.65
		3.7	Prepreg	1086	2.65
2	GND1		Copper foil	1oz	1.25
		3.8	Core	3mil	3.00
3	Sig 1		Copper foil	1oz	1.25
		3.7	Prepreg	7628+1080	10.95
4	GND/PWR		Copper foil	1oz	1.25
		3.8	Core	3mil	3.00
5	Sig2		Copper foil	1oz	1.25
		3.8	Prepreg	7628+1080	10.28
6	Sig3		Copper foil	1oz	1.25
		3.8	Core	3mil	3.00
7	GND2		Copper foil	1oz	1.25
		3.7	Prepreg	1086	2.65
8	Bottom		Copper foil	0.5oz	0.65
			Add Plating		0.95
			SolderMask		0.50
Overall Thickness (1.2mm ± 10%)				47.2	47.23000

1.199642

USB3.0	SSIC	PCIE	SATA	DESTINATION
USB3.0-1				JUSB1-->Right
USB3.0-2	SSIC			M.2 3042(LTE)
USB3.0-3				JUSB2-->Lef t
USB3.0-4				JUSB3-->Rear Lef t
USB3.0-5		PCIE-1		Card Reader
USB3.0-6		PCIE-2		Type-C Port
		PCIE-3		M.2 3030(WLAN)
		PCIE-4		M.2 3030(WIGIG)
		PCIE-5		Discrete Graphics x4
		PCIE-6		
		PCIE-7	SATA-0	
		PCIE-8	SATA-1	
		PCIE-9		LOM
		PCIE-10		NA
		PCIE-11	SATA-1*	NA
		PCIE-12	SATA-2	M.2 2280 SSD (PCIex2 or SATA)
				SATA HDD

USB PORT#	DESTINATION
1	JUSB1-->Right
2	JUSB2-->Lef t
3	JUSB3-->Rear Lef t
4	M2 3042(WWAN)
5	Camera
6	NA
7	M.2 3030(BT)
8	Touch Screen
9	Type-C Port
10	USH


High Speed I/O (HSIO) Lane Multiplexing in KBL U



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.	
Port assignment	
LA-E092P	Rev 1.0
Date: Monday, December 12, 2016	Sheet 3 of 76

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



CPU PWR
PCH PWR
GT3 PWR
Peripheral Device PWR
TYPE-C Power
GPU PWR

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




Compal confidential/Release to David_xie


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.	
Title	
Port assignment	
Size	Document Number
LA-E092P	
Date: Monday, December 12, 2016	Sheet 5 of 76



Compal confidential release to David_xie



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



CPU (1/14)			
Title	Document Number	Rev	1.0
Size	LA-E092P	Sheet	6 of 76
Date	Monday, December 12, 2016	Sheet	6 of 76

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DDR CH - A



2 OF 20



```

>>> DDR_A_ALERT#    <20>
>>> DDR_A_PARITY     <20>

```


 +DDR_VREF_CA
 PAD-D @ T132
 +DDR_VREF_B_DC

⇒ DDR VTT CTRL ≤ 20



SKI -U BGA135

3 OF 3







LA-E092P



E002D

-E092P

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



CI1804M1VRA-NH LINK DONE



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

CPU (4/14)


LA-E092P


Date: Monday, December 12, 2016 Sheet 9 of 76

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.








	Compal Electronics, Inc.		
	Title		
	CPU (9/14)		
	Size	Document Number	Rev
	LA-E092P		1.0
Date:	Monday, December 12, 2016		Sheet 14 of 76

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


+VCC_CORE: 0.3~1.35V




VCCOPC,VCCOPC_1P8,VCCEPIO for SKYLAKE-U 2+3e
(w/ on package cache)

PSC(Primary side cap) : Place as close to the package as possible
BSC(Backside cap) : Place on secondary side, underneath the package


Component placement order:
Package edge > 0402 caps > 0805 caps > Bulk caps > Power source



SVID ALERT



SVID DATA



DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

CPU (10/14)


LA-E092P

Rev 1.0

Date: Monday, December 12, 2016 Sheet 15 of 76

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

+VCCGT: 0.3~1.35V
+VCCGTX : 0.3~1.35V







DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title		
CPU (11/14)		
Size	Document Number	Rev
	LA-E092P	1.0
Date:	Monday, December 12, 2016	
	Sheet	16 of 76

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



	S0	S0Lx	S3
SIO_SLP_S0#	HIGH	LOW	LOW
SIO_SLP_S3#	HIGH	HIGH	LOW
AND	HIGH	LOW	LOW


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

CPU (12/14)			
Title	LA-E092P		
Size	Document Number	Rev	1.0
Date	Monday, December 12, 2016	Sheet	17 of 76



Note1: VCCPRIM_CORE Implementat i on w th PCH CORE_V D Reco mmendat i on

R1: PR408,PR411 ; R2: PR417,PR418 ; R3,PR419,PR420 ; R4: PR423 ; R5: PR424



For Pre-ES Parts: Disconnect PCH CORE_VID[1:0] to the VR and fix PCH VCCPRIM_CORE voltage at 1.00 V.

- R1: not populated
- R2, R3: populated to set VCCPRIM_CORE to 1.00V. Consult with VR vendor for appropriate values.

- R4, R5 (feedback resistor): populated if needed. Some VRs only support up to 0.95V natively with VID options. 1.00 V should be created by selecting 0.95V option and using feedback resistors to shift voltage up 50 mV. Consult with VR vendor for appropriate values for proper VR operation while minimizing power consumption

For ES and Later Parts: Connect PCH CORE_VID[1:0] to the VR.

- R1: populated
- R2, R3: not populated
- R4, R5 (feedback resistors): populated if needed to obtain appropriate voltage per the updated PCH VID encoding table above. Consult with VR vendor for appropriate values

For VRs that only support up to 0.95V natively with VID options, using R4 and R5 to shift the voltage table up 50mV will result in the LPM voltage output being shifted up slightly. If the VR supports LPM voltage, the specified, lowest supportable voltage is 0.70V for optimized power consumption. With R4, R5 configured to shift from 0.95V to 1.00V, the LPM voltage will effectively be shifted from 0.70V to ~0.75V. This will not be a functional issue for the platforms, but will slightly de-optimize power consumption. It is recommended that customers work with their VR vendors to adjust to the new voltage table.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




Title			CPU (14/14)	
Size	Document Number	LA-E092P		Rev 1.0
Date	Monday, December 12, 2016	Sheet	19	of 76


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

<7> DDR_A_DQS#[0..7] <<>>
<7> DDR_A_D[0..63] <<>>
<7> DDR_A_DQS[0..7] <<>>
<7> DDR_A_MA[0..16] >>

Layout Note:
Place near JDIMM1








Layout Note:
Place near
JDIMM1.258



DIMM Select

	SA0	SA1	SA2
DIMM1	0	0	0
DIMM2	1	0	0
DIMM3	0	1	0
DIMM4	1	1	0

[illegible]

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


DDR4

Size Document Number **LA-E092P** Re 1
 Date: Monday, December 12, 2016 Sheet 20 of 76

out Note:
e near JDIMM2




Layout Note:
Place near
JDIMM2 258





DIMM Select

	SA0	SA1	SA2
DIMM1	0	0	0
DIMM2	1	0	0
* DIMM3	0	1	0
DIMM4	1	1	0



[LINK DAN05-00406-0103](#) DONE



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.






DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

DDR4

LA-E092P

Size Document Number **LA-E092P**
Date: Monday, December 12, 2016 Sheet 21 of 76



Internally tied to VDD33/2 3.3V I/O

PCx = M: Port output configuration is set by link training (default)

H: Port output with fixed 800 mV and 0dB

L: Port output with fixed 400 mV and 0dB

x=1, 2, 3

Internally pull down ~150K 3.3V I/O

For Control Switching Mode (CFG = L):

[SW1,SW0] = [L,L], Port1 is selected (default)

[SW1,SW0] = [L,H], Port2 is selected

[SW1,SW0] = [H,L], Port3 is selected

[SW1,SW0] = [H,H], Port3 is selected

For Automatic Switching Mode (CFG = H):

[SW1,SW0] = [L,L], Port1 > Port2 > Port3 (default)

[SW1,SW0] = [L,H], Port1 > Port3 > Port2

[SW1,SW0] = [H,L], Port3 > Port2 > Port1

[SW1,SW0] = [H,H], Port3 > Port1 > Port2

[SW1,SW0] = [L,M], Port2 > Port1 > Port3

[SW1,SW0] = [M,M], Port2 > Port3 > Port1

PIO: Automatic EQ disable internal pull down ~150K ohm 3.3V I/O
PIO = L: Automatic EQ enable (default)

H: Automatic EQ disable

Internally tied to VDD33/2 3.3V I/O

PEQ =


M: default, LEQ, compensate channel loss up to 11.5dB @ HBR2

H: HEQ, compensate channel loss up to 14.5dB @ HBR2

L: LLEQ, compensate channel loss up to 8.5dB @ HBR2

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Priority: Type-C -> WiGig -> VGA



DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

DP SW2 PS8348B


LA-E092P

Date: Monday, December 12, 2016

Sheet 22 of 76



HDMI connector



LINK 099BKAC19YBLCNF DONE

Enable active DDC buffer; Internal pull down at ~150KΩ, 3.3V
L: passive DDC pass-through(default)
H: active DDC buffer with default threshold
M: active DDC buffer without internal pull up resistor

Receiver equalization setting Internal pull down at ~150kΩ, 3.3V



- L: programmable EQ for channel loss up to 12.4dB(default)
- H: programmable EQ for channel loss up to 4.3dB
- M: programmable EQ for channel loss up to 8.6dB

I2C Control enable. Internal pull down at 150k. 3.3V I/O

L: Pin control is selected with auto jit t_{er} d_{ea} n_g d_{ea} u_{lt}

H: I2C control is selected with default I2C address

M: Pin control is selected with full jit t_{er} d_{ea} n_g



TMDS output swing adjustment; internal pull down at $\sim 150\text{k}\Omega$, 3.3V/ Ω
 L: default, 1000mV
 H: increase +13%
 M: reduce -13%

```
Output pre-emphasis setting: Internal pull down at ~150k $\Omega$ , 3.3V I/O
L: no pre-emphasis(default)
H: 1.6dB pre-emphasis
M: 2.5dB pre-emphasis
```

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

HDMI CONN


LA-E092P

Rev
1.0

For Breckenridge 12/14/15
For Realtek Solution



		POL1(P10)	
		0	1
POL2 (P9)	0	X	X
	1	ROM	EEPROM



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

DP to VGA & VGA Conn

LA-E092P

1.0

LA-E092P

Date: Monday, December 12, 2016 Sheet 24 of 76

For NON-AR port1





Table 8-7 TUSB546 Receiver Equalization GPIO Control

USB3.1 Downstream Facing Ports			USB 3.1 Upstream Facing Port			All DisplayPort Lanes		
EQ1 pin Level	EQ0 pin Level	EQ GAIN @5GHz (dB)	SSEQ1 pin Level	SSEQ0 pin Level	EQ GAIN @5GHz (dB)	DPEQ1 pin Level	DPEQ0 pin Level	EQ GAIN @5GHz (dB)
0	0	0	0	0	0	0	0	0
0	R	1	0	R	1	0	R	1
0	F	2	0	F	2	0	F	2
0	1	3	0	1	3	0	1	3
R	0	4	R	0	4	R	0	4
R	R	5	R	R	5	R	R	5
R	F	6	R	F	6	R	F	6
R	1	7	R	1	7	R	1	7
F	0	8	F	0	8	F	0	8
F	R	9	F	R	9	F	R	9
F	F	10	F	F	10	F	F	10
F	1	11	F	1	11	F	1	11
1	0	12	1	0	12	1	0	12
1	R	13	1	R	13	1	R	13
1	F	14	1	F	14	1	F	14
1	1	15	1	1	15	1	1	15

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.






Compal Electronics, Inc.

Title **DP/USB3 Repeater SW TUSB546**

LA-E092P

Date: Monday, December 12, 2016 Sheet 25 of 76

For NON-AR port1



DIV = R2/(R1+R2)		Factory	Device	Description
DIV_min	DIV_max	Configuration		
0.00	0.08	0	UFP only 5V @0.9A Sink capability with "Ask for Max" for anything from 0.9-3.0A TBT Alternate Modes not supported DisplayPort Alternate Modes not supported TI VID supported	
0.10	0.18	1	UFP only 5V @0.9A Sink capability with "Ask for Max" for anything from 0.9-3.0A TBT Alternate Modes not supported DisplayPort Alternate Modes -Sink, C and D pin configurations TI VID supported	
0.20	0.28	2	UFP only 5V @3.0A Source capability TBT Alternate Modes not supported DisplayPort Alternate Modes not supported TI VID supported	
0.30	0.38	3	UFP only 5V @3.0A Source capability TBT Alternate Modes not supported DisplayPort Alternate Modes -Sink, C and D pin configurations TI VID supported	
0.40	0.48	4	DRP 5V @0.9-3.0A Sink capability 5V @3.0A Source capability TBT Alternate Modes not supported DisplayPort Alternate Modes not supported TI VID supported Accepts dslia and power role swaps, but does not initiate.	
0.50	0.58	5	DRP 5V @0.9-3.0A Sink capability 5V @3.0A Source capability TBT Alternate Modes not supported DisplayPort Alternate Modes - Source, C, D, and E pin configurations. TI VID supported Accepts power role swaps but will not initiate. Accepts data role swap to UFP and can initiate.	
0.60	0.68	6	DRP 5V @0.9-3.0A Sink capability 5V @3.0A Source capability TBT Alternate Modes not supported DisplayPort Alternate Modes - Source, C, D, and E pin configurations. TI VID supported Accepts power role swaps but will not initiate. Accepts data role swap to DEP and can initiate.	
0.70	1.00	7	Infinite boot retry from Flash to Host IFV cycles.	

Route in pass through manner so AUX can be snooped by 546

Link TPS65982D (from SA00009W200 to SA00009W210) 08/04

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


[Type C]PD Controller TI

LA-E092F

Date: Monday, December 12, 2018 Sheet 26 of 76

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.







Released for review

Compal confidential release to David_xie


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY				
Compal Electronics, Inc.				
Title		[Type C]PD Power		
Size	Document Number	LA-E092P		Rev 1.0
Date:	Monday, December 12, 2016	Sheet	27	of 76







Compal confidential release to David_xie





	Compal Electronics, Inc.			
	USB 3.0 CONN TYPE C			
	LA-E092P			
	Date: Monday, December 12, 2016	Sheet	28	of 76

DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
eDP CONN & Touch screen			
LA-E092P		Rev 1.0	
Date:	Monday, December 12, 2016	Sheet	29 of 76




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

For PCIe Interface



support D3 Hot(if D3 cold PIN11,PIN27 need Add MOS on/of f 3V3AUX)


7/18 Vender suggest.



EMI depop local ion

Compal confidential release to David_xie

HOST_SD_WP#	SDWP_Q	SDWP	STATUS
High	High	High	Write Protect(SD LOCK)
	Low	Low	Write Enable
Low	High	High	Write Protect(SD& FW LOCK)
	Low	High	Write Protect(FW LOCK)



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Card Reader RTS5242

LA-E092P

Date: Monday, December 12, 2016 Sheet 31 of 76

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



NGFF slot B Key B

for Breckenridge 14/15 DSC

NGFF slot A Key A

BELLW_80149-4221 LINK DONE

BELLW_80148-4221 LINK DONE

SIM Card Push-Push

T-SOL_5-991503004000-6 LINK DONE

Power Rating TBD

STATE #	CONFIG_0	CONFIG_1	CONFIG_2	CONFIG_3	Module Type	M3042_Pcie#_SATA
0	GND	GND	GND	GND	SSD-SATA	High
1	GND	HIGH	GND	GND	SSD-PCIE(2 lane)	Low
8	HIGH	GND	GND	GND	WWAN	Low
14	HIGH	GND	HIGH	HIGH	HCA-PCIE(1 lane)	Low
15	HIGH	HIGH	HIGH	HIGH	NA	Low

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

NGFF Card







LA-E092P


Date: Monday, December 12, 2016 Sheet 32 of 76



1W x 1ch, 4ohm (Transducer spec is 8Ohm0.5Watt per unit, there are two transducer units in one speaker box)

Internal Speakers Header

40 mils trace keep 20 mil spacing








JXT_FP241AH-010GAAM LINK DONE

LPC 80Port Debug	LPC	ESPI
1	+3.3V_RUN	+3.3V_RUN
2	+3.3V_RUN	+3.3V_RUN
3	LPC_LAD0	ESPI_I00
4	LPC_LAD1	ESPI_I01
5	LPC_LAD2	ESPI_I02
6	LPC_LAD3	ESPI_I03
7	LPC_FRAME#	ESPI_CS#
8	PCH_PLTRST#	NA
9	GND	GND
10	LPC_CLOCK	ESPI_CLK

PAGE	ESPI	LPC
8	RC25_10K	RC8_15ohm RC13/RC27_8.2K
18	RC212_0ohm 0603	RC211_0ohm 0603
31		RE337,RE338 RE339,RE340, RE341 0_ohm
32	RE2 / RE3 0_ohm	

WDT opt i on	MEC5105 rev.B	MEC5105 rev.C
Pop RE361, QE13, CE503, RE530, UE7, CE5, CE6, RE348	Pop RE362, RE536, RE537	Pop RE362, RE536, RE537
Depop RE362, RE536, RE537		



Reset Threshold Level 3.0V

GPIO223 is OD. When EC latches the code, set GPIO223 to Low.

To prevent backdrive to PCH_DPWROK_EC when AC is plugged before +3.3V_ALW ramps up.




In DC mode, ACV_IN is LOW. This circuit doesn't affect PCH_DPWROK.

In AC mode, 1. ACV_IN is high. GPIO223 is tri-state. QE13B is ON. QE13A can prevent backdrive to PCH_DPWROK.

2. EC latches code and drives GPIO223 to LOW to turn off QE13B. When QE13B is off, up-regulator AC will not affect DS/WP/VDW.

3. When WDT occurs, GPIO223 is tri-state (EC reset). ACV_IN charges CE503. When AC is removed, ACV_IN goes LOW immediately. QE13B still keeps on according to RC discharge rate after PCH_DPWROK is LOW because ACV_IN is LOW.

Control Byte	0	1	0	0	A2	A1	A0	R/W
R/W = 0 = Write								
R/W = 1 = Read								




RE343	CE62	REV
240K 4700p	Single Port ACE w/o AR	
130K 4700p	Single Port ACE w/AR	
62K 4700p	Dual Port ACE w/o AR	
33K 4700p	Dual Port ACE w/AR	
8.2K 4700p	Dual Port ACE (w/AR + w/o AR)	
4.3K 4700p	Reserved	
2K 4700p	A00	
1K 4700p		


RE79	CE40	REV
240K 4700p	X00	
130K 4700p	X01	
62K 4700p	X02	
33K 4700p	X03	
8.2K 4700p	Reserved	
4.3K 4700p	A00	
2K 4700p		
1K 4700p		

RE300	CE47	PANEL SIZE
240K 4700p	12"	
130K 4700p	14"	
33K 4700p	15"	
4.3K 4700p	17"	




PD ACE DET# rise time is measured from 5% to 68% BOARD ID rise time is measured from 5% to 68%



Link 50271-0040N-001 DONE







Thermal diode mapping	5085 Channel	Location
DP1/DN1	CPU (QE3)	
DP2/DN2	WiGig (QE5)	
DN2a/DP2a	DDR (QE7)	
DP3/DN3	NA	
DP4/DN4	CPU VR (QE6)	



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.	MEC5105 Support
Document Number	LA-E092P
Rev	1.0

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE REPRODUCED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



JB2YX change to VB2YX 09/08


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Title			
USH & TPM			
Size	Document Number	Rev 1.0	
Date: Monday, December 12, 2016		Sheet 36	of 76


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

released for review


Compal confidential release to David Xie




USH CONN




Link CVILU_CF5026FD0RK-05-NH




For ESD solution



Close to JUSH1



RF Request



RF Request

DELL CONFIDENTIAL/PROPRIETARY

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Compal Electronics, Inc.			
Title			
USH & TPM			
Size	Document Number	Rev	
		1.0	
Date:	Monday, December 12, 2016	Sheet	37 of 76

	PCIe/SATA Redriver for 2280
Brekenridge12	Need
Brekenridge14U UMA	Need
Brekenridge14U DSC	Need
Brekenridge15U UMA	Need
Brekenridge15U DSC	Need
Steamboat12	No need
Steamboat14	Need
Kirkwood12&13	Check





FWD	Function
0	Normal mode(default)
1	power down mode

Programmable output de-emphasis level setting for channel A
A_DE0: internally pulled up at ~150K;
A_DE1 internally pulled down at ~150K
[A_DE1A_DE0] ==
LL: -20dB
HL: -7.5dB
LH: -3.5dB (default)
HH: -6dB

Programmable output de-emphasis level setting for channel B
B_DE0: internally pulled up at ~150K;
B_DE1 internally pulled down at ~150K
[B_DE1B_DE0] ==
LL: -20dB
HL: -7.5dB
LH: -3.5dB (default)
HH: -6dB

Equalizer control and program for channel A
A_EQ0, A_EQ1 and A_EQ2: internally pulled down at ~150K
[A_EQ2A_EQ1A_EQ0] ==
LLL: For channel loss up to 17dB (default)
LHL: For channel loss up to 14dB
HLL: For channel loss up to 19dB
HHL: For channel loss up to 21dB
LLH: For channel loss up to 18dB
LHH: For channel loss up to 10dB
HLH: For channel loss up to 16dB
HHH: For channel loss up to 20dB

Equalizer control and program for channel B
B_EQ0, B_EQ1 and B_EQ2: internally pulled down at ~150K
[B_EQ2B_EQ1B_EQ0] ==
LLL: For channel loss up to 17dB (default)
LHL: For channel loss up to 14dB
HLL: For channel loss up to 19dB
HHL: For channel loss up to 21dB
LLH: For channel loss up to 18dB
LHH: For channel loss up to 10dB
HLH: For channel loss up to 16dB
HHH: For channel loss up to 20dB



PCIe/SATA Repeater

PCIe/SATA Repeater

SATA / PCI Express* Gen 2 and Gen 3 Capacitor Values


Condition	PCI Express* Gen 2 Only	PCI Express* Gen 3 Only	SATA Only	PCI Express* Gen 2/ SATA	PCI Express* Gen 3/ SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF ²	None	None ³

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




Compal Electronics, Inc.
SATA/PCI REPEATER for M.2 2280
LA-E092P
Rev 1.0
Date: Monday, December 12, 2016 Sheet 38 of 76

NEED LINK TI hd3ss3415 as main




IFDET_SATA#_PCIE	
L	SATA
H	PCIE

HDD_SEL (HDD_DET#)	
L	Spindle HDD(MUXA)
H	M.2 2280 (MUXB)





PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.






Compal Electronics, Inc.

Size	Document Number	Rev
	LA-E092P	1.0
Date:	Monday, December 12, 2016	Sheet 40 of 76



Command	SAD[16:11]	SAD[0] = SA0	R/W	SAD+R/W
Read	010100	1	1	01010001 (51h)
Write	010100	0	0	01010000 (50h)
Read	010100	1	1	01010011 (53h)
Write	010100	0	0	01010010 (52h)



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY








Compal Electronics, Inc.

HDD CONN



LA-E092P

Date: Monday, December 12, 2016 Sheet 41 of 76

For w/ Repeater



Link Seligro SA000097E10 Done
MAIN:SLGC55544CVTR




Place near UI3.1








PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title			
JUSB1+PS			
Size	Document Number	Rev	
	LA-E092P	1.0	
Date:	Monday, December 12, 2016	Sheet	43 of 76

For Breckenridge 14&15/Steamboat 14



DfB request:
main SM070003200 (INPAQ_MCM1012B900F06BP_4P)
Footprint use 2nd source SM070004400 (PANAS_EXC24CQ900U_4P)
Pitch change from 0.5mm to 0.55mm







released for review

DELL CONFIDENTIAL/PROPRIETARY



Compul Electronics, Inc.			
JUSB2&JUSB3			
LA-E092P			
Date:	Monday, December 12, 2016	Sheet	44 of 76

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Touch Pad




Keyboard



Link HRS_TF49-20S-0P5SH done

RSMRST circuit



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Title			
Keyboard			
Size	Document Number	Rev	
	LA-E092P	1.0	
Date	Monday, December 12, 2016	Sheet	45 of 76

Battery LED


HDD LED MUX

means EC can switch battery white led and HDD LED by hot key - Fn+F1




Breath LED


LED PIN change to SC50000FL00 from SC50000BA00



POWER & INSTANT ON SWITCH



LED board CONN




Fiducial Mark



LED Circuit Control Table

	SYS_LED_MASK#	LID_CL#
Mask All LEDs (Unobtrusive mode)	0	X
Mask Base MB LEDs (Lid Closed)	1	0
Do not Mask LEDs (Lid Opened)	1	1



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.




Title	Document Number	Rev
PAD, LED	LA-E092P	1.0
Date: Monday, December 12, 2016	Sheet 46 of 76	

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


+3.3V_WWAN/+3.3V_LAN source




+1.8V_RUN source



+3.3V_ALW_PCH/+3.3V_RUN source




+5V_RUN/+3.3V_WLAN source



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.			
Power control			
LA-E092P			
Date: Monday, December 12, 2016	Sheet 47	of 76	Rev 1.0



GPU_PWR_LEVEL	
LOW	Low Performance
HIGH	High Performance

SP PLLVDD and VDD>PLLVD Power rail Filtering Combined	
Capacitor Type	Population
0.1uF 0402	1 per ball
4.7uF 0603	1
22uF 0805	1
Bead 30 ohm (ESR=0.2 ohm)	1
0603	


PLLVD Filtering	
Capacitor Type	Population
0.1uF 0402	1
22uF 0805	1
Bead 30 ohm (ESR=0.05 ohm) 0402	1



DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
N155 PCIE,I2C,DAC,GPIO
LA-E092P
Date: Monday, December 12, 2016 Sheet 48 of 76

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Caps on Power Side
1UX4 4.7UX10 under GPU
4.7UX5 22UX1 47UX2 330UX2 near GPU



Compal confidential release to David_xie

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY






Compal Electronics, Inc.

Title			N15S Power GFX Core	
Size	Document Number		Rev	
	LA-E092P		1.0	
Date:	Monday, December 12, 2016		Sheet	51 of 76

CMD0	CS0#	CMD32	
CMD1		CMD33	
CMD2	ODT	CMD34	
CMD3	CKE	CMD35	
CMD4	A14	CMD36	A14
CMD5	RST	CMD37	RST
CMD6	A9	CMD38	A9
CMD7	A7	CMD39	A7
CMD8	A2	CMD40	A2
CMD9	A0	CMD41	A0
CMD10	A4	CMD42	A4
CMD11	A1	CMD43	A1
CMD12	BA0	CMD44	BA0
CMD13	WE#	CMD45	WE#
CMD14	A15	CMD46	A15
CMD15	CAS#	CMD47	CAS#
CMD16		CMD48	CS0#
CMD17		CMD49	ODT
CMD18		CMD50	ODT
CMD19		CMD51	CKE
CMD20	A13	CMD52	A13
CMD21	A8	CMD53	A8
CMD22	A5	CMD54	A5
CMD23	A11	CMD55	A11
CMD24	A5	CMD56	A5
CMD25	A3	CMD57	A3
CMD26	BA2	CMD58	BA2
CMD27	BA1	CMD59	BA1
CMD28	A12	CMD60	A12
CMD29	A10	CMD61	A10
CMD30	RAS#	CMD62	RAS#
CMD31		CMD63	





FBx_PLL_AVDD and FB_DLL_AVDD Combined	
Capacitor Type	Population
0.1uF 0402	2
22uF 0805	1
Bead 30 ohm (ESR=0.01 ohm) 0603	1



Compal Electronics, Inc.			
Title			
N15S Memory			
Size	Document	Number	Rev.
		LA-E092P	1.0
Date:	Monday, December 12, 2016	Sheet	52 of 76

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

FBA_D[0..31] <<> FBA_D[0..31] <52>
FBA_WP[0..3] <<> FBA_WP[0..3] <52>
FBA_DOM[0..3] <<> FBA_DOM[0..3] <52>
FBA_RN[0..3] <<> FBA_RN[0..3] <52>





DDR3 per Memory FBVDD/Q Decoupling	
FBVDD/Q Combined	
Capacitor Type	Population
0.1uF 0402	2
1.0uF 0603	4
10uF 0805	0


PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Title	MARX-VRAM A Lower		
Size	Document Number	Rev 1.0	
LA-E092P			
Date:	Monday, December 12, 2016	Sheet	53 of 76




Timing Diagram for S5 to S0 mode






Note:
When design Vin=5V, please stuff snubber
to prevent Vin damage

+1.2V_RUN
TDC 0.143A
Peak Current 0.205 A
OCP Current 1.5 A fix by IC




+2.5V_MEM
TDC 0.3A by power budget
AP7361 U-DFN3030-8 Pd limit=1.7W
Peak loading=1.1A.
Pd=(3.3-2.5)*1.1=0.88W < 1.7W
OCP is 1.1~1.5A




DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.			
+1.8VALWP/+1.2V_RUN/2.5V_MEM			
Size	Document Number	LA-E092P	
Date	Monday, December 12, 2016	Sheet	62 of 75

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS





VCC_GT
TDC 18A
Peak Current 31A
OCP current 37.2A
Choke DCR 0.9 +-7% ohm



DELL CONFIDENTIAL/PROPRIETARY


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Compal Electronics, Inc.			
File	PWR_VCORE_ISL95857		
Size	Document Number	LA-E092P	
Date	Monday, December 12, 2016	Sheet	84 of 75

Rev 0.2


VCC CORE Place on CPU
22U 0603 * 33 pcs +1U_0201*35 pcs
+330U_D2*2 pcs



VCC GT Place on CPU (U22)
22U 0603 * 26 pcs +1U_0201*12 pcs
+330U_D2*2 pcs




VCC SA Place on CPU
22U 0603 * 12 pcs + 1U_0201*7 pcs+100PF_0603*4pcs



Compal confidential release to David_xie

THIS SHEET OF ENGINEERING DRAWING IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF H&M DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Security Classification		Compal Secret Data		Title	
Issued Date	2014/10/24	Deciphered Date	2015/08/31	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR CHARGER ISL88738	
				LA-E092P	
				Rev 02	
				Date: Monday, December 12, 2016	
				Sheet 66 of 75	

$$V_{boot} = V_{ref} * R_{ref2} / (R_{ref1} + R_{ref2} + R_{boot})$$

$$R_t = R_{refadj} // (R_{boot} + R_{ref2})$$

$$V_{min} = V_{ref} * [R_{ref2} / (R_{ref2} + R_{boot})] * [R_v / (R_{ref1} + R_t)]$$

$$V_{max} = V_{ref} * R_{ref2} / ((R_{ref1} / R_{refadj}) + R_{boot} + R_{ref2})$$

$$V_{out} = V_{min} + N * V_{step}$$

$$V_{step} = (V_{max} - V_{min}) / N_{max}$$

PWM-VID Spec and component Values

PWM-VID Spec	Config A	Config B	Config C
Vmin	0.6V	0.6V	0.65V
Vmax	1.2V	1.2V	1.15V
Vboot	0.875V	0.9V	0.9V
Voltage step	6.25mV	6.25mV	25mV
N of	96	96	20
PR9	39K	20K	39K
Rref1	PR5	39K	20K
Rboot	PR8	1.5K	2K
PR10	30K	18K	24K
Rref2=PR10+PR12	PR12	1.5K	3K
C	PC8	1.5nf	1.8nf

Module model information:
RT8813A_V1A for IC module
RT8813A_V1B for SW module

Current Limit threshold setting
Rocset= (Ivalley * Rds(on) + 40 mV) / 10uA
Rocset=9.53k ohm, Ivalley=17.84A Rds(on)=3.1m ohm
I_ripple1=(13.5-0.9)*0.9/301.53KhZ*0.22u*13.5=12.67A
I_ripple2=(6-0.9)*0.9/(287KhZ*0.22u*6)=12.10A
OCP=(Ivalley+1/2*I_ripple)=(17.84+6.05)*2=47.4A
OCP=86W/1.35=64A (two phase)
OCP= 32A per phase
Ivalley=32A-12.67A/2=19.202A

H-side MOS:TPCA8065 Rds(on): 11.7mohm @ Vgs=10V
9.4mohm @ Vgs=4.5V
Id :16A @ Ta=25 degC
L-side MOS:TPCA8057 Rds(on): 2.0mohm @ Vgs=10V
2.6-3.2mohm @ Vgs=4.5V
Id :42A @ Ta=25 degC

Choke: 0.22uH (Size:6.8*7.6*4.0)
Rdc=1.1mohm +20%
Heat Rating Current=28A
Saturation Current=28A


C=3*330uF (9mohm)=990uF
Vripple=Iripple*ESR(min)=12.798A*3mohm=38.39mV

Operation phase	PSI
1 phase with DCM	0.8V to 1.8V
1 phase with CCM	2.4V to 5.5V
Active phase with CCM	5.5V

Different VGA Chip (different EDP-Peak Current) need select different solution


VGA Chip	N14P-GV	N14P-GV2	N14M-GS	N14M-LP	N14P-LP	N14P-GE	N14P-GS	N14P-GT
OpenVReg Configurations	Config B	Config B	Config B	Config B	Config B	Config B	Config B	Config B
Rated	18W	25W	18W	13W	18.9W	25W	25.6W	35.5W
TDP	25W	32W	25W	20W	23W	N/A	30W	40W
EDP-Continuous at Tj=102C	24A	32A	26A	22A	25A	27A	38A	45A
EDP-Peak at Tj=102C	35A	55A	45A	35A	35A	40A	60A	75A
Istep max (Evaluation)	15A	27A	25A	20A	14A	12A	31.5A	35A
OCP Setting	42A	66A	54A	42A	42A	48A	72A	90A
Rocset	8.96K	12.45K	10.7K	8.96K	8.96K	9.83K	8.3K	9.39K
Recommendation	2phase 1H1L	2phase 1H1L	2phase 1H1L	2phase 1H1L	2phase 1H1L	2phase 1H1L	2phase 1H2L	2phase 1H2L
Polymer Cap (390uF)	6mohm * 2	9mohm * 3	9mohm * 3	6mohm * 2	6mohm * 2	6mohm * 2	6mohm * 3 (L=0.22uH)	4.5mohm * 3 (L=0.15uH)
Or 0000N (390uF)	10mohm * 3	10mohm * 3	10mohm * 3	10mohm * 3	10mohm * 3	10mohm * 3	NULL	NULL

PWM VID and Output voltage control
1.Boot mode
2.Standby mode (don't support)
3.Normal mode




released for internal review

Compal confidential information to nvidia_xie



nVidia GB4-64 package
Under GPU
4.7uF 0603 * 10
1uF 0402 * 4



nVidia GB4-64 package
Near GPU
4.7uF 0805 * 1
22uF 0805 * 1
4.7uF 0805 * 5

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

Title
PROCESSOR DECOUPLING

Size Document Number
LA-E092P


Date: Monday, December 12, 2016 Sheet 70 of 75

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	55	1.8VALW/+1.2V/ 1.8V_MEN	2016 02/23	Compal	PU501 PG connect to +1.8V_RPIM_PWRGD & Pull high to 3.3V	modify power rail PU501, pull high to 3.3V and connect netname +1.8V_PRIM_PWRGD	X00
2	55	1.8VALW/+1.2V/ 1.8V_MEN	2016 02/23	Compal	New add 1.2V_RUN (From 3.3V_RUN) by use power regulator SW ,only for HDMI PS8407 EE request	modify power rail PU502, change PR508 from 8.87K to 5.1K	X00
3	52	+1.2V_MEM/ +0.6V_DDR	2016 03/07	Compal	remove 1.2V_DDR_PG	remove 1.2V_DDR_PG,remove PR201	X00
4	60	1Type-C PD Selector	2016 03/14	Compal	ESD part repeat with PD1204 and DT4	remove PD1204	X00
5	60	1Type-C PD Selector	2016 03/17	Compal	to add S4 quick turn off 3/14 by chris	add PQ1214 and PD1801	X00
6	60	1Type-C PD Selector	2016 05/12	Compal	change solution version to fix PS4 funciton issue by MichaelCC Chen	modify PU602 ,change from P/N: SA00008602L (S IC ISL95857HRTZ-TS2778 TQFN 40P PWM)To P/N: SA0000A4A00 (S IC ISL95857AHRTZ-T TQFN 40P PWM)	X00
7	61	PWR_GPU_COREP (RT8813A)	2016 06/03	Compal	change GPU resistance PR1312 to fix OCP of RT8813A by MichaelCC Chen	Change PR1312 from 8.87K_0402_1%(SD034887180) to 9.53k _0402_1%(SD034953180) and change 9.53k(SD034976180) _0402_1% to 9.76k_0402_1%(SD034976180) on 6/20	X01
8	59	PWR_CHARGER (ISL88738)	2016 06/29	Compal	Change charger version by MichaelCC Chen	Charger: Change the charger version to B version from A version.	X01
9	60	1Type-C PD Selector	2016 06/29	Compal	Add the Circuit for Multiple Input Detach detection & PROCHOT# by MichaelCC Chen	Add PQ1216 DMN65D81W-7_SOT323-3(SB00000U000) Reserve PC1217 1500P_0402_50V7K(SE074152K80)	X01
10	56	P56-PWR_VCCSA	2016 06/29	Compal	change VCC_CORE capacitance PR640 ,PC642 and PC646 to tune the VCORE by MichaelCC Chen	Change PR640 change from 383_0402_1%(SD034383080) to 365_0402_1%(SD034365080) PC642 change from 0.033uF[SE076333K80] to 6800pF[SE075682K80] PC646 change from[SE00000M100] 0.047uF to 0.068uF [SE00000WX00] PC647 from 680pF[SE074681K80]to 1000pF[SE074102K80] PC621 from 680pF[SE074681K80] to 1000pF[SE074102K80]	X01
11	57	P53-PWR_1VALWP (SY8286RAC)	2016 06/29	Compal	Change the SY8286 for cost down plan by MichaelCC Chen	+1V_ALW: Change the power solution to SY8286R from SYX196D VRAM: Change the power solution to SY8286R from SYX196D	X01
12	59	1Type-C PD Selector	2016 06/29	Compal	Change the S4 fast turn off circuit to avoid the leakage. by MichaelCC Chen	TypeC: Re-connect the PR1251.1 and PQ1215.3 from +VBUS_DC_SS to +AC_IN.	X01
13	59,60	PWR_CHARGER (ISL88738) 1Type-C PD Selector	2016 06/29	Compal	Add the Circuit for Multiple Input Detach detection & PROCHOT# by MichaelCC Chen	Charger: Add PR960 and depop PR919 let the PU901.20 CMIN connect to GND. Add 1 net PROCHOT#_ISL88738 TypeC: Add PQ1216 to drive the PROCHOT# and PC1217 to do the reserve.	X01
14		1Type-C PD Selector	2016 06/29	Compal	For Temp/Voltage test to fine tune the DC-IN detect voltage from 17.6V to 16.9V by MichaelCC Chen	TypeC: PR1219 change from 22.6K to 23.2K. SD034232280	X01

DELL CONFIDENTIAL/PROPRIETARY

			
Compal Electronics, Inc.			
Title PWR P.I.R			
Size	Document Number	Rev 0.2	
LA-E092P			
Date:	Monday, December 12, 2016	Sheet	71 of 75

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
15	57	P57-PWR_+VCC_CORE	2016 06/29	Compal	Location Alignment by MichaelCC Chen	VCORE: U-Line VCCSA change the PU606 to PU614 and PL601 to PL614 IA change the PU603 to PU610 and PL603 to PL610 GT change the PU604 to PU612 and PL604 to PL612	X01
16	59	P59-PWR_Charger	2016 06/29	Compal	To decrease the charger input leakage voltage for TypeC AC. by MichaelCC Chen	Change the PD903 from SCS0340L010 to SCS00006C00.	X01
17	52	1Type-C PD Selector	2016 06/29	Compal	Reserve the OVP function to protect the typeC device. by MichaelCC Chen	Depop PJP1202, PR1255, PR1239, PR1246, PC1211, PR1237, PC1212, PD1205, PC1213, PC1214 Change the PR1247 from 200K_0402_1% to 100K_0402_5% ohm Re-modify the S11 OVP description to S3 OVP.	X01
18	50,60	P50-PWR_DC_IN & P60-TypeC PD selector PWR_DC_IN	2016 06/29	Compal	To solve the MOS leakage problem to avoid the error active. by MichaelCC Chen	PR12, PR11, PR1205, PR1207 and PR1228 change to 499K from 1M ohm PR16, PR18, PR1212, PR1213 and PR1229 change to 49.9K from 1M ohm PR10, PR1251 and PR1202 change to 300K from 100K ohm.	X01
19	51,52,53,56,56,59	3V/5V CPU Charger TypeC PD selector	2016 06/29	Compal	RF require and tune on snubber R,C by MichaelCC Chen	POP PC903,PC103,PC1302,PC1303,PC116 [SE071101J80] PC1320,PC1312,PC1401,PC125,PC622,PC662,PC678,PC940,PC941,PC204,PC112,PC302 [SE025681K80] PR1319,PR1311,PR1402,PR112,PR627,PR663,PR676,PR923,PR924,PR202,PR106,PR303 [SD000010280]	X01
20	57	PWR_+VCCSA_ISL95857	2016 06/29	Compal	Tune value for (IMON SA), (OCP of IA), (GT DVID) by MichaelCC Chen	Change the PR651 from 130kOhm to 124kOhm. (IMON SA) Change the PR640 from 383 Ohm to 365 Ohm. (OCP of IA) Change the PC621 from 680pF to 1000pF. (GT DVID)	X01
21	59	P59-PWR_Charger	2016 06/29	Compal	For EMI require.	Change PR914 from 4.7_0603_5%(SD013470B80) to 3.3_0603_1%(SD014330B80)	X01
22	61	PWR_GPU_COREP (RT8813A)	2016 06/22	Compal	DGPU_PWROK PU resistor	Add PR1321 10K_0402_1%(SD034100280)	
23	58	P58-PWR-CPU BACK SIDE MLCC	2016 06/29	Compal	For EMI require.	POP PC1170,PC1172 PC1176,PC1177 100pF [SE024101J80]	
24							
25							

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



Title	PWR P.I.R			Rev
Size	Document Number	LA-E092P	Sheet	02
Date:	Monday, December 12, 2016	72	of	75


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	34	HW	2016/05/24	COMPAL	For Schematic align	Remove RA2	0.2(X01)
2	35	HW	2016/05/24	COMPAL	Symbol pin name change	UE1.C1 pin name change to GPIO024/nRESETI	0.2(X01)
3	9	HW	2016/05/24	COMPAL	Symbol pin name change	UT5.A6/A7/A8/B7 pin name change to GND, UT5.D6 pin name change to HRESET	0.2(X01)
4	25	HW	2016/05/24	COMPAL	Symbol pin name change	UT9.20 pin name change to SNK_CAD/DCI_DAT, UT9.32 pin name change to HPDIN/DCI_CLK	0.2(X01)
5	6	HW	2016/05/24	COMPAL	DP HPD base on INTEL PDG	Delete RC312/RC242	0.2(X01)
6	25	HW	2016/05/24	COMPAL	Disable AUX snoop feature	Pop RT308	0.2(X01)
7	33,40	HW	2016/05/24	COMPAL	Remove HDD LED MUX feature	Depop RN100/RN101	0.2(X01)
8	35	HW	2016/05/24	COMPAL	PORT80_DET#	Reserve RE513 100k (SD028100380) to GND	0.2(X01)
9	6	HW	2016/05/24	COMPAL	Follow Intel PDG AUX topology	Delete RC179/RC180/RC181/RC182 Add test point T281/T282 for CPU_DP1_AUXN and CPU_DP1_AUXP	0.2(X01)
10	17	HW	2016/05/24	COMPAL	S0ix(modern standby) support for VCCPLL_OC	Pop RZ120 and Depop UZ34 Add net name VCCSTG_EN(UZ19.4) and connect to RZ120.1	0.2(X01)
11	46	HW	2016/05/24	COMPAL	For DFX request	H1/H2/H3/H4/H7/H8/H34/H35/H16/H17/H11/H23 footprint remove "-G"	0.2(X01)
12	25	HW	2016/06/01	COMPAL	Follow ME drawing	Delete H21	0.2(X01)
13	40	HW	2016/06/01	COMPAL	Base on LED FFC cable routing	SWAP JLED1 pin define	0.2(X01)
14	30	HW	2016/06/01	INTEL	Intel reviwie result	CZ28,CZ29 change from 0.047uF to 0.01uF CZ27 change from 0.1uF(@_0201 to 10uF_0603 CZ32/CZ31/CZ29 place near JNGFF1.2/JNGFF1.4 CZ27/CZ30/CZ28 place near JNGFF1.72/JNGFF1.74	0.2(X01)
15	37,38	HW	2016/06/07	DELL	change to Nuvoton TPM form ATMEL TPM	Delete ATMEL TPM circuit, Add Nuvoton TPM circuit	0.2(X01)
16	12	HW	2016/06/07	INTEL	Intel MOW request	Add CC331 2.2PF (SE07122AC80) for HDA_RST# Add CC332 2.2PF (SE07122AC80) for HDA_SDIN0 Add CC333 2.2PF (SE07122AC80) for HDA_SDOUT	0.2(X01)
17	33	HW	2016/06/07	INTEL	Intel reviwie result (WWAN Coex feature support)	Add RZ128 0 ohm connect WWAN_COEX3 and WLAN_COEX3 Add RZ129 0 ohm connect WWAN_COEX2 and WLAN_COEX2 Add RZ130 0 ohm connect WWAN_COEX1 and WLAN_COEX1	0.2(X01)
18	33	HW	2016/06/07	COMPAL	Debug card reserve	Add RZ131, RZ132 for PORT80_DET# and HOST_DEBUG_TX	0.2(X01)
19	35	HW	2016/06/07	COMPAL	For MEC5105K-D1-TN sample	1.UE1 change to SA00009GL00(S IC MEC5105K-D1-TN WFBGA 169P EC) 2.Depop RE361,Pop RE360,RE362	0.2(X01)
20	23	HW	2016/06/17	COMPAL	Base on HDMI EA result, change pre-emphasis to 1.6dB	Pop RV47	0.2(X01)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

				Compal Electronics, Inc.	
Title EE P.I.R (1/6)					
Size	Document Number				Rev
	LA-E092P				1.0
Date:	Monday, December 12, 2016		Sheet	73	of 76

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
21	46	HW	2016/06/17	COMPAL	Base on ME drawing	Remove H18	0.2(X01)
22	42	HW	2016/06/17	COMPAL	Base on USB3 EA result,B_EQ change to 9.5dB	Depop RI42	0.2(X01)
23	11	HW	2016/06/17	COMPAL	Base on Crystal EA result	CC23 change form 15pF to 12pF	0.2(X01)
24	41	HW	2016/06/17	COMPAL	BITS284924-HDD is still working after press power button into S5 during POST.	Depop RN5	0.2(X01)
25	38,45	HW	2016/06/20	COMPAL	ME request	1.JKBTP1 change from HRS_TF49-20S-0P5SH_20P-T to CVILU_CF5020FD0RK-05-NH_20P-T 2.JUSH1 change from HRS_TF49-26S-0P5SH_26P-T to CVILU_CF5026FD0RK-05-NH_26P-T	0.2(X01)
26	34	HW	2016/06/20	COMPAL	Base on Audio EA result	RA7,RA8 change from 24.9 to 16.2 ohm(SD00001U900)	0.2(X01)
27	30	HW	2016/06/22	COMPAL	EMI request	CL22 change from 1500pF to 10pF (SE167100J80 S CER CAP 10P 3KV J NPO 1808 AC250V X2Y3)	0.2(X01)
28	29	HW	2016/06/22	COMPAL	EMI request	Change LV1 from SM01000BV00 to SM01000NY00	0.2(X01)
29	46	HW	2016/06/22	COMPAL	Intel request	H5,H6 change from H_1P1N to H_1P0N	0.2(X01)
30	46	HW	2016/06/22	COMPAL	ME request	JIR1 change from SP010023D00 to SP010013W20	0.2(X01)
31	35	HW	2016/06/22	DELL	The possibility of GPIO map update,RTCRST ON change from GPT0141 to GPIO122	Add RE514(@),RE515 for RTCRST ON	0.2(X01)
32	36	HW	2016/06/22	COMPAL	For pre-config TPM	POP RZ363, De-POP RZ112,RZ113,RZ111,QZ9	0.2(X01)
33	12	HW	2016/06/22	COMPAL	BIOS need detect Storage type and dynamic change the name	UE1.D7 add HDD_DET#	0.2(X01)
34	29,30,43	HW	2016/06/22	COMPAL	RF request	1.CL30,CL29,CI31 change to 100pF(0402) SE071101J80 2.CA7,CZ2 change to 100pF(0201)SE174101J80 3.CV11,CV16 change to 100pF(0603)SE024101J80	0.2(X01)
33	24	HW	2016/06/28	COMPAL	For VGA test result	Pop RV121/RV122/CV132/CV133	0.2(X01)
34	38	HW	2016/06/29	COMPAL	X8 have no difference JUSH1 pin define concern	Depop DZ7,Pop RZ87	0.2(X01)
35	38	HW	2016/06/29	COMPAL	Let USH_PWR_STATE# keep low at S5	RZ10 change from 1M to 100k ohm	0.2(X01)
36	36	HW	2016/06/29	COMPAL	Foe X01 Board ID	RE79 change from 240k to 130k ohm	0.2(X01)
37	41	HW	2016/06/29	COMPAL	BITS283552 - [BR_CSLP] FFS AP no function when execute FF generator or shake SU	FFS VDD_IO change to +3.3V_RUN	0.2(X01)
38	29	HW	2016/08/04	COMPAL	RF request	POP CC27 & change value from 22p to 47p	0.3(X02)
39	18	HW	2016/08/04	COMPAL	DSC BOM change	Pop RC385, Depop RC386	0.3(X02)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title EE P.I.R (2/6)			
Size	Document Number	Rev 1.0	
Date: Monday, December 12, 2016		Sheet 74	of 76

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
40	34, 35	HW	2016/08/04	COMPAL	Vendor schematic review	1. Add net WRST# to UE2.4 and CE500 luf (SE000000K80) 2. Add RE523 0 ohm for UE2 power pin soft start 3. Change RE14,RE15,RE18 from 100k ohm to 10k ohm 4. Change RPE12.1 to RE524 (10Kohm) for EXPANDER_GPU_SMDAT 5. Change RPE12.2 to RE525 (10Kohm) for EXPANDER_GPU_SMCLK 6. Reserve CE504-CE505 for EXPANDER_GPU_SMDAT/CLK to GND.	0.3(X02)
41	14	HW	2016/08/04	COMPAL	Intel suggestion	RC137 change from 1K to 3K	0.3(X02)
42	27	HW	2016/08/04	COMPAL	For UT7 2nd source issue	Add RT393 PD 100K ohm to +5V_PD_VDD for discharging instantly	0.3(X02)
43	45	HW	2016/08/04	COMPAL	Touchpad I2C EA	Chagne RZ20, RZ21 from 4.7k ohm to 2.2k ohm Change CZ80, CZ81 from 330pf to 10pf	0.3(X02)
44	26	HW	2016/08/04	COMPAL	For PD sample	Change UT5 from SA00009W200 to SA00009W210	0.3(X02)
45	42	HW	2016/08/05	COMPAL	BITS290368-System can't be waked from S3 when connect to right USB port via USB3.0 to LAN Dongle.	USB3 repeater power rail Add RI79 0ohm to +3.3V_RUN and De-pop it. Add RI80 0ohm to +3.3V_ALW_PCH and pop it.	0.3(X02)
46	42	HW	2016/08/08	COMPAL	schematic modify	1. pop RI37 2. RI79, RI80 footprint change form 0402 to 0603 3. add Q11 controlling USB3 repeater PD#	0.3(X02)
47	32, 37	HW	2016/08/09	COMPAL	DFB request	SMT concern DZ1, DZ2, DZ5, DZ6 PCB pad is too small, suggest use the symbol "RB520SM-30T2R_EMD2-2" follow PD903 pop RV299 for NV GC6	0.3(X02)
48	48	HW	2016/08/09	COMPAL	schematic modify	SWAP RPE7	0.3(X02)
49	35	HW	2016/08/10	COMPAL	Layout limit	DA8,DE1,DV10 follow symbol "RB520SM-30T2R_EMD2-2"	0.3(X02)
50	33, 35, 48	HW	2016/08/10	COMPAL	Footprint align	H11/H23 change form 4.2mm to 5.2mm	0.3(X02)
51	46	HW	2016/08/11	COMPAL	ME request	Change USB repeater PD# enable pin to "USB_PWR_SHR_VBUS_EN"	0.3(X02)
52	42	HW	2016/08/11	COMPAL	schematic modify	add power rail +3.3V_ALW_UE2 for UE2	0.3(X02)
53	35	HW	2016/08/11	COMPAL	schematic align	delete Q11, depop RI37, add RI81 connecting "USB_PWR_SHR_VBUS_EN" & "USB3_PD#"	0.3(X02)
54	42	HW	2016/08/12	COMPAL	schematic modify	pop CA6 & change value from 100p to 82p	0.3(X02)
55	29	HW	2016/08/15	COMPAL	RF request	depop RI38, RI53, RI57 for USB3 repeater	0.3(X02)
56	42	HW	2016/08/24	COMPAL	EA request	depop RC385,pop RC386	0.4(X03)
57	9	HW	2016/09/08	COMPAL	DGPU_PWR_EN need to use BIOS solution	Change UZ12 from to SA00008EL70 to SA00008EL80	0.4(X03)
58	38	HW	2016/09/08	COMPAL	TPM change to NPCT650VB2YX	Change UE2 from SA00009VL00 to SA0000ADQ00, remove RE523 Change RE524, RE525 from 10kohm to 2.2Kohm	0.4(X03)
59	35	HW	2016/09/08	COMPAL	Expander I/O change from ITE8010 to MCP23008	Change RE79 to 33kohm (SD028330280)	0.4(X03)
60	34	HW	2016/09/08	COMPAL	Board ID	Reserve RE526(10K) PU for USH_DET# to +3.3V_ALW	0.4(X03)
61	34	HW	2016/09/08	COMPAL	schematic align	Add RE505 PU to +3.3V_ALW for LOM_CABLE_DETECT# (Reserve) Add RE532 PU to +3.3V_ALW for BCM5882_ALERT#	0.4(X03)
62	34	HW	2016/09/08	COMPAL	EC request for power consumption	POP RZ8,RZ9 for USH SMBus	0.4(X03)
63	37	HW	2016/09/08	COMPAL	USH/B de-pop, pop on MB side	Add RE536/RE537 for resistors for PCH_DPWROK circuit	0.4(X03)
64	35	HW	2016/09/20	COMPAL	DELL request	use Option2: pop RE361 / depop RE362	0.4(X03)
65	34	HW	2016/09/20	COMPAL	WDT schematic option 2	1. L6-L9 change to 80ohm bead (BLM15PD800SN1D, SM01000N000) for BR14/15 2. depop CA2, CA3 3. RA55,RA56 change location toLA15, LA16 with 33ohm bead (BLM15PX330SN1D,SM01000NA00)	0.4(X03)
66	33	HW	2016/09/20	COMPAL	EMI request	CV247 change from 3900pf to 4700pf (SE075472K80) CV248 change form 220pf to 470pf (SE074471K80)	0.4(X03)
67	39	HW	2016/09/20	COMPAL	NV GPU sequest	DELL CONFIDENTIAL/PROPRIETARY	0.4(X03)
68	52	HW	2016/09/20	COMPAL	ME request	H17 change form 4P2 to 4P6	0.4(X03)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Title			Compal Electronics, Inc.		
Size			EE P.I.R (2/6)		
Document Number			LA-E082P		
Date			Monday, December 12, 2016		
Sheet			75 of 76		
Rev			1.0		

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
69	35	HW	2016/10/04	COMPAL	BITS294007 - Sometimes need to press power button twice to power on system.	CE12 change to 2.2u (SE000008880) RE33 change to 1K (SD028100180)	0.4(X03)
70	24	HW	2016/10/04	COMPAL	U-line VGA EA PASS	depop RV121/RV122	0.4(X03)
71	26	HW	2016/10/04	COMPAL	TI CC pin for ESD request	CT85,CT86 change to 470p.(SE074471k80)	0.4(X03)
72	26	HW	2016/10/31	COMPAL	EC watchdog reserve	add QE13,RE530,CE503	1.0(A00)
73	26	HW	2016/10/31	COMPAL	UE1.H8 to prevent EOS issue on MEC5105	Add RE539(100ohm) to CV2_ON	1.0(A00)
74	36	HW	2016/10/31	COMPAL	BOARD ID	Change RE79 to 4.3k ohm(SD028430180)	1.0(A00)
75	36	HW	2016/10/31	COMPAL	Change R1 to R3 for MP part	Change UL1 CP/N to SA000081G1L Change UE1 CP/N to SA00009GL30 change UV1 CP/N to SA00009S01L	1.0(A00)
76	36	HW	2016/10/31	COMPAL	For DFB request.	Close solder mask CMOS1 (-NPM) and other co-lay part	1.0(A00)
77	36	HW	2016/10/31	COMPAL	Service Mode Switch remove	Depop SW1 and RC222 and RC221 change to short pad	1.0(A00)
78	36	HW	2016/10/31	COMPAL	RE374 change BS to LPC@	RE374 change BS to LPC@	1.0(A00)
79	36	HW	2016/10/31	COMPAL	For MEC5105 rev. C	Pop RE362,RE536; Depop RE361,QE13,CE503,RE530,UE7,CE5,CE6,RE348,RE537	1.0(A00)
80	36	HW	2016/12/12	COMPAL	For IE no display with FW 3.09	pop RT139, depop RT140	1.0(A00)

Compal confidential release to David_xie IGS

review

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title		EE P.I.R (2/6)		Rev
Size		Document Number		1.0
Date: Wednesday, December 14, 2016		Sheet 76 of 76		

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.